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BASIC CONFIGURATION 
. 
.
FINAL CONFIGURATION 
The problem: 
To provide greater protection for the base-to-col-
lector junction in silicon planar transistors during the 
emitter diffusion process. The thermally grown Si02 
layer normally used to mask the face of the transistor 
is extremely thin and may have imperfections that 
could allow the diffusion of impurities into the silicon 
wafer in the critical junction region. 
The solution: 
A vapor grown Si02 layer covers the entire 
base-collector junction region. This provides an oxide 
of greater thickness than can be grown compatible 
with diffusion times and temperatures and fills in any 
imperfections-that exist in the thermally grown layer.
How it's done: 
A portion of the thermally grown Si02
 layer is selec-
tively removed from the face of the silicon wafer by 
photoengraving. The base region is than diffused into 
the silicon wafer and a second thermally grown Si02 
layer is deposited over the entire face of the assembly. 
The vapor grown Si02 layer is now formed by a chem-
ical reaction with silane (SiH4) and oxygen at a temp-
erature between 300° and 600°F. Any imperfections 
that may have existed in the thermally grown layer 
are filled by the vapor grown layer. The emitter site is 
next prepared by removal of appropriate portions of 
the vapor grown and thermally grown dioxide to ex-
pose the diffused base region. The vapor grown oxide 
covers imperfections that may exist in the layer of 
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S. thermally grown oxide in the collector-base region and also prevents penetration to the silicon surface, 
in critical regions of the junction, of imperfections 
normally formed during photoengraving of emitter 
sites. All of the collector-base junction is adequately 
covered with oxide to prevent penetration of phos-
phorous during the subsequent emitter diffusion step. 
Notes: 
1. In laboratory tests, devices prepared by this process 
were able to deliver 50% efficiency at more than 20 
watts of power and a frequency of 430 Mc. Prior 
devices are limited to 5 watts at such high frequency. 
2. This process could be used to deposit protective 
Si02 coatings on optical surfaces.
Inquiries concerning this invention may be directed 
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Patent status: 
Inquiries about obtaining rights for the commercial 
use of this invention may be made to NASA, Code 
GP, Washington, D.C., 20546. 
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